

Sunday, August 17, 2003

8:30-12:00 Morning Tutorial **Chair: Tadao Nakamura**
Test and Reliability Techniques for Robust System Designs
Subhasish Mitra Intel

High quality and reliability of integrated circuits are keys to the design of robust systems using these parts. Hence, quality and reliability are rapidly becoming "features" just like performance, power-consumption and die size, for both computing and communication applications. Economic analysis shows that it is infeasible to achieve the high levels of quality and reliability expected by customers without designing in these features from very early stages of product development. Techniques for designing quality and reliability features will be described and the associated future challenges will be discussed.

The tutorial will include discussions on the cost of quality, manufacturing defects and test methodologies, design for testability, test pattern generation, built-in-self-test, infant mortality of integrated circuits, impact of noise on test and reliability, soft errors, design techniques for soft error protection, concurrent error detection and self-repairing systems. Examples from actual products will be used to illustrate the applicability of these techniques.

Subhasish Mitra is a Senior Staff Engineer at Intel where he works Design for Testability, Reliability, Manufacturability and Debug. He is also a Consulting Assistant Professor in Stanford University's EE Department. Previously, he was the leader of the DARPA-sponsored ROAR (Reliability Obtained by Adaptive Reconfiguration) project at Stanford, and a consultant for Agilent's System Chip Testing project. His research interests include digital testing, fault-tolerant computing, VLSI design and computer architecture. His recent awards include a Recognition Award at Intel for developing a break-through compaction methodology for test cost reduction, and a Best Panel Award at the VLSI Test Symposium.

12:00-1:30 Lunch

1:30-5:00 Afternoon Tutorial **Chair: John Wawrzynek**
Past and Future of Cryptographic Engineering
Christof Paar Ruhr-Universitaet Bochum

Security has quickly evolved from a rather obscure niche area to an important aspect of today's IT applications. The recent trend of pervasive computing will make it necessary to integrate security functionality in an extremely broad spectrum of applications, from traditional computers to household appliances. This application range will force many engineers (without training in cryptography) to think about efficient ways of implementing crypto functions, which are the core tools for providing IT security.

This talk will give an overview of the field of IT security, with a strong focus on cryptographic engineering. After discussing the general objectives of IT security, we will introduce the types of practical crypto schemes, case studies that highlight both symmetric and asymmetric (public-key) algorithms and the challenges of implementing them in hardware and software, the architecture of a high performance public-key engine along with the interaction between implementation and security requirements, and an introduction to side channel attacks (perhaps the most important attacks against crypto schemes in the real world). The presentation will conclude with a discussion of future research challenges.

Christof Paar has the chair for Communication Security (www.crypto.rub.de/index_eng.html) at the Horst Gortz Institute for IT Security at the University of Bochum in Germany. As faculty member at Worcester Polytechnic Institute, he founded the Cryptography and Information Security Labs and is co-founder of the CHES (Cryptographic Hardware and Embedded Systems, www.chesworkshop.org) Workshop series. He has received an NSF CAREER award for research in cryptography and reconfigurable hardware. Christof Paar has been teaching cryptography courses in academia and industry since 1995.

5:00-6:00 Wine and Cheese Reception


Organizing Committee

Chair	
Siamak Arya	Telairity
Vice Chair	
Bob Lashley	Sun
Finance	
Angela Lee	HP
Publicity	
Susan Cain	Cain Communications
Gail Sachs	Telairity
Advertising	
Allen Baum	Intel
Sponsorship	
Amr Zaky	Qualcomm
Publications	
Linda McAllister	
Registration	
Stephan Mueller	Sun
Nicholas Blasgen	
Local Arrangements	
Yusuf Abdulghani	Apple
Bob Lashley	Sun
Fred Zeise	GoQuiet
Ranganathan Sudhakar	AMD
Webmaster	
Liz Rogers	Liz Rogers Design
Ranganathan Sudhakar	AMD
At Large	
Don Alpert	Camelback Arch.
Lily Jow	HP
Carey Kornfeld	Kornfeld Design
Slava Mach	SCVCS Chair
John Mashey	Sensei Partners
Howard Sachs	Telairity
Alan Jay Smith	UC Berkeley
Bob Stewart	SRE

Program Committee

Program Co-Chairs	
Pradeep Dubey	Intel
Mike Flynn	Stanford
Program Committee	
Forest Baskett	NEA
Allen Baum	Intel
John Crawford	Intel
Keith Diefendorff	MIPS
Henry Moreton	NVIDIA
Tadao Nakamura	Tohoku Univ.
Howard Sachs	Telairity
John Sell	AMD
Alan Jay Smith	UC Berkeley
Marc Tremblay	Sun
John Wawrzynek	UC Berkeley

The HOT Chips 15 symposium is sponsored by the Technical Committee on Microprocessors and Microcomputers of the IEEE Computer Society



Visit our Web Pages for Registration and Conference Details

<http://www.hotchips.org>

or

<http://www.hot.org> for other HOT conferences

Monday, August 18, 2003

8:45- 9:00	Welcome, Opening Remarks General Chair: Siamak Arya Program Co-Chairs: Pradeep Dubey, Mike Flynn
9:00-10:30	Session 1: Supercomputing Session Chair: John Sell
	<ul style="list-style-type: none">• Red Storm: A 10,000 node system with reliable, high bandwidth, low latency interconnect Bob Alverson <i>Cray</i>• Quadrics QsNet II :A Network for Supercomputing Applications Fabrizio Petrini, David Addison, Jon Beecroft, David Hewson, Moray McLaren <i>Los Alamos</i>• Sub-lithographic Semiconductor Computing Systems André DeHon <i>Caltech</i>
10:30-10:55	Break
10:55-11:45	Keynote: Chair: Mike Flynn Tadashi Watanabe Vice President, High Performance Computing <i>NEC</i>
	<ul style="list-style-type: none">• The Whole Earth Simulator: World's Fastest Supercomputer
11:45-12:45	Session 2: Embedded Session Chair: Howard Sachs
	<ul style="list-style-type: none">• A Multithreaded RISC/DSP Proc. w/ High Speed Interconnect Erik Norden <i>Infineon</i>• Intelligent Energy Management: an SoC Design Based on ARM926EJ-S David Flynn <i>ARM</i>
12:45- 2:00	Lunch
2:00- 3:30	Session 3: Application Specific Chips Session Chair: Henry Moreton
	<ul style="list-style-type: none">• RAMP-IV: A Low-Power /High-Performance 2D/3D Graphics Accelerator for Mobile Multimedia Applications Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Young-Don Bae, and Hoi-Jun Yo <i>KAIST</i>• TMS320DM310: A Portable Digital Media Processor Deepu Talla, Russ Austen, Dave Brier, Ching-Yu Hung, Derek Huynh, David Smith, Bruce Xiong, Raj Talluri, and Frank Brill <i>Texas Instruments</i>• ReX: A dNTSC Receiver System on Chip Slobodan Simovich <i>Dotcast</i>
3:30- 4:00	Break
4:00- 6:00	Session 4: Wireless Session Chair: Keith Diefendorff
	<ul style="list-style-type: none">• The Architecture of the Intel® PXA800F Cellular Processor Dilip Krishnaswamy <i>Intel</i>• BCM2132: GSM/GPRS Handset Baseband w/ Integrated EDGE & Media Functions Nelson Sollenberger, Li Fung Chang, Paul Lu <i>Broadcom</i>• Broadcom WLAN chipset for 802.11 a/b/g Jason A. Trachewsky, Arya Behzad, Reza Rofougaran <i>Broadcom</i>• A UMTS Baseband Receiver Chip for Infrastructure Applications Sundararajan Sriram, K. Brown, P. Bertrand, F. Moerman, O. Paviot, C. Sengupta, V. Sundararajan, A. Gatherer <i>Texas Instruments</i>
6:00- 7:15	Dinner
7:15- 8:45	Panel: Disasters I Have Been Involved With Moderator: Nick Tredennick, <i>Editor, Gilder Technology Report</i> Panelists: Bob Cousins, <i>CTO, Storfinity</i> Dave Wyland, <i>The Wyland Group, Inc.</i> Jack D. Grimes, <i>Consultant</i> Jim Turley, <i>Editor, Silicon-Insider</i>

Tuesday, August 19, 2003

9:00-10:30	Session 5: Switching and Routing Session Chair: Marc Tremblay
	<ul style="list-style-type: none">• A Single Chip Shared Mem Switch w/ Twelve 10Gb Ethernet Ports Takeshi Shimizu, Yukihiro Nakagawa, Sridhar Pathi, Yasushi Umezawa, Takashi Miyoshi, Takeshi Horie, Akira Hattori <i>Fujitsu</i>• Terabit Crossbar Switch Core for Multi-Clock-Domain SoCs Uri Cummings <i>Fulcrum</i>• Adaptive Packet Processor Bill Lynch <i>Procket</i>
10:30-11:00	Break
11:00-12:30	Session 6: Security Session Chair: Pradeep Dubey
	<ul style="list-style-type: none">• Multi-Gigabit SSL & TLS Record Layer Protocol Processor and Multi-Gigabit IPsec Processor David Chin, Terry Tham <i>Broadcom</i>• Continuum Security Processor: Micro-Architecture Overview Srinivas Mantripragada <i>NetContinuum</i>• Nitrox-II™ Inline Security Processor M. Raghob Hussain <i>Cavium</i>
12:30- 1:45	Lunch
1:45- 2:35	Keynote: Chair: Alan Smith Robert F. Leheny Director - Microsystems Technology Office <i>DARPA</i>
	<ul style="list-style-type: none">• Perspectives on the Future of Microelectronics for Military Systems
2:35- 2:45	Short Break
2:45- 4:15	Session 7: Potpourri Session Chair: Forest Baskett
	<ul style="list-style-type: none">• Ubicom MASI - Wireless Network Processor David Fotland <i>Ubicom</i>• A 10 Gbps Ethernet TCP/IP Processor Jianping Xu, Nitin Borkar, Vasantha Erraguntla, Yatin Hoskote, Tanay Karnik, Sriram Vangal, Justin Rattner <i>Intel</i>• Janus: A Gigaflop VLIW+RISC SoC Tile Pier Stanislaw Paolucci <i>Atmel</i>
4:15- 4:30	Break
4:30- 6:30	Session 8: Processors Session Chair: John Crawford
	<ul style="list-style-type: none">• An Embedded 600Mhz Synthesized Processor Howard Sachs <i>Telairity</i>• POWER5: IBM's Next Generation POWER Microprocessor Ron Kalla <i>IBM</i>• Ultrasparc Gemini: Dual CPU Processor Sanjiv Kapil <i>Sun</i>• Two New 130nm Itanium 2 Processors for 2003 Harry Muljono, Stefan Rusu <i>Intel</i>
6:30- 6:45	Closing Remarks

Visit our Web Pages for Registration and Conference Details

<http://www.hot.org>

<http://www.hotchips.org>