Date: Tuesday, August 26, 2008
Location: Memorial Auditorium, Stanford University.
Last Updated: July 2, 2008
| 8:30 - 10:00am |
Session Five: FPGAs
Session Chair: Krste Asanovic
Presentations:
- Virtex-5 FXT, a New Field-Programmable Gate Array Platform
Authors(s): Peter Alfke, Xilinx
- New 40nm High Performance FPGA and ASIC Common Platform
Authors(s): Dan Mansur, Altera
- MAXware: Acceleration in HPC
Authors(s):Michael Flynn, Rob Dimond, Oskar Mencer, Oliver Pell, Maxeler
|
| 10:00 - 10:30am |
Break
|
| 10:30am - 12:00pm |
Session Six: PC Chips
Session Chair: John Sell
Presentation:
- AMD 780G, an x86 Chipset with Advanced Integrated GPU
Authors(s): Niles Burbank, T. Asaro, D. Cherepacha, D. Sinclair, J. Chappel, M. Tressidar, P. Ng, C. Klement, J. Bruno, L. Sinclair, C. Kuan, AMD
- Micro-architecture of Godson-3 Multi-Core Processor
Authors(s): Weiwu Hu, Xiang Gao, Yunji Chen, Institute of Computing Technology, Chinese Academy of Sciences
- Inside Intel® Core™ Microarchitecture (Nehalem)
Authors(s): Ronak Singhal, Intel
|
| 12:00 - 1:10pm |
Lunch
|
| 1:00 - 2:00pm |
Keynote II: SunPower’s History and Technology
Keynote Chair: Forest Baskett
Presenter: Richard Swanson, SunPower |
| 2:00 - 2:20pm |
Break
|
| 2:20 - 3:20pm |
Session Seven: Networking
Session Chair: Jose Renau
Presentations:
- Low Cost Chipset for Broadband Powerline Communications at 200 Mbps
Authors(s): Chano Gomez, DS2
- The QFP Packet Processing Chip Set
Authors(s): Donald Steiss, Will Eatherton, James Markevitch, Cisco
|
| 3:20 - 4:20pm |
Session Eight: Visual Computing
Session Chair: Marc Tremblay
Presentations:
- NVIDIA GTX200: TeraFLOPS Visual Computing
Authors(s): John Tynefield, Luke Chang, Stuart Oberman, NVIDIA
- Larrabee: A Many-Core x86 Architecture for Visual Computing
Authors(s): Doug Carmean, Intel
|
| 4:20 - 4:40pm |
Break
|
| 4:40 - 6:20pm |
Session Nine: Server Chips
Session Chair: Alan Jay Smith
Presentations:
- Tukwila: A Quad-Core Intel(R) Itanium(R) Processor
Authors(s):Eric DeLano, Intel
- SPARC64VII: Fujitsu's Next Generation Quad-Core Processor
Authors(s): Takumi Maruyama, Fujitsu
- Rock: A third Generation 65nm, 16-Core, 32 Thread + 32 Scout-Threads CMT SPARC Processor
Authors(s): Shailender Chaudhry, Sun
|
| 6:10 - 6:20pm |
Closing Remarks
|