Home

Session Chair: Christos Kozyrakis, Stanford

• Formula 1 Blade Computing with the AMD Magny Cours processor
  Author(s): Pat Conway, AMD
• NHM-EX CPU architecture
  Author(s): Sailesh Kottapalli and Jeff Baxter, Intel
• Innovation Envelopes: Hot Chips in Blades
  Author(s): Kevin Leigh, HP

Keynote Chair: John Nickolls, NVIDIA

Presentation: GPU Computing Revolution

Jen-Hsun Huang, CEO, NVIDIA

Session Chair: Norm Jouppi, HP

• The world's first USB3.0 storage controller
  Author(s): Gideon Intrater, Symwave
• 40Gb/s Optical Active Cable Using Monolithic Transceivers Implemented in Silicon Photonics Enabled 0.13-µm SOI CMOS Technology
  Author(s): Daniel Kucharski, Sherif Abdalla, Behnam Analui, Colin Bradbury, Peter De Dobbelaere, Dennis Foltz, Steffen Gloeckner, Drew Guckenberger, Mark Harrison, Steve Jackson, Michael Mack, Gianlorenzo Masini, Attila Mekis, Adit Narasimha, Mark Peterson, Thierry Pinguet, Subal Sahni, Will Wang, Brian Welch and Jeremy Witzens , Luxtera
• Intel® 5520 Chipset: An I/O Hub Chipset for Server, Workstation, and High End Desktop
  Author(s): Debendra Das Sharma, Intel

Session Chair: Dean Tullsen, UC San Diego and Alan Jay Smith, UC Berkeley

• The Berkeley Parallel Computing Laboratory
  Author(s): David Patterson, UC Berkeley
• Universal Parallel Computing Research Center at Illinois: Making Parallel Programming Synonymous with Programming
  Author(s): Sarita Adve, Vikram Adve, Gul Agha, Maria Garzaran, John Hart, Wen-mei Hwu, Ralph Johnson, Laxmikant Kale, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas and Craig Zilles , UIUC
• The Stanford Pervasive Parallelism Laboratory (PPL)
  Author(s): Kunle Olukotun, Alex Aiken, Bill Dally, Ron Fedkiw, Pat Hanrahan, John Hennessy, Mark Horowitz, Vladlen Koltun, Christos Kozyrakis, Mendel Rosenblum and Sebastian Thrun, Stanford University
• Extended Question time

Session Chair: Jan-Willem van de Waerdt, NXP

• Moorestown: The Innovation Platform for Next Generation MIDs
  Author(s): Rajesh Patel, Intel
• Architecture and development of the OMAP 4430
  Author(s): David Witt, TI
• ION: A single-chip platform that energizes balanced PC architectures
  Author(s): Sridhar Pursai, NVIDIA
• Understanding the Intel® Next Generation Microarchitectures (Nehalem and Westmere) transitioning into the Mainstream
  Author(s): Stephan Jourdan, Intel
  

Moderator: Krste Asanovic (UC Berkeley)

Panelists:

• Mark Horowitz (Stanford)
• Brad McCredie (IBM Fellow and VP)
• Michael Hart (Xilinx - Senior Director Semiconductor Technology Development)
• David Witt (Head of OMAP Development at TI)
• Lode Lauwers (IMEC Institute Senior Director Business and Partner Relations)