Why a Smart Frame Buffer?

DECStation 5000/200 dumb color frame buffer was quite successful, but...

- Byte writes will become read/modify/writes.
- TURBOchannel has 1/3 bandwidth of VRAM (33 vs. 100 megabytes/second).
- 2D performance of complex accelerators (can) exceed cfb.
A 2D View of 2D Graphics

Smart Frame Buffer

"Studly" accelerators

Cretin Frame Buffer

Graphics deccelerators

Complexity

Design Goals

Explicit goals:
- Time to market
- Cost
- Performance

How to get there:
- Simple: minimize development time.
- Cheap: use a small gate array with few pins.
- Make full memory bandwidth available.
- Use full-word writes, avoid reads.
- No operation takes longer than a bus timeout.
Bus and Memory Interfaces

![Diagram showing CPU, SFB, and Video RAM connected through TURBOchannel]

Sfb access to VRAM:
- 64 bit path to memory.
- 80 nsec. to read or write VRAM in page mode.
- 240 nsec. to read or write new page in VRAM.

CPU access to sfb:
- 120 nsec. to write (unless sfb stalls for time).
- Lots of nsec. to read.

Frame Buffer Mode

Just like dumb cfb, but...
- Hardware planemask
- 16 Boolean functions
Philosophy Behind Other Modes

Write 32 bits of data to sfb, which interprets the data according to the current mode:

- Each bit specifies what happens to one pixel.
- Destination address is an 8-byte-aligned pointer into screen memory.

Benefits:
- Reduce bus transactions by 8x to 16x, increase bandwidth by 4x to 8x.
- Allow small-scale parallelism.
- Use existing cfb code as template for sfb code.

Transparent Stipple Mode

Transparent stipple expands 32 data bits to pixels:
- 0 means do nothing
- 1 means use the foreground pixel

For solid fill, use a data word of all 1’s.

Use 0 bits at left and right edges of span.

<table>
<thead>
<tr>
<th></th>
<th>Cfb</th>
<th>Sfb</th>
<th>GX</th>
<th>CRX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solid 10x10 (kobj/sec)</td>
<td>88</td>
<td>145-213</td>
<td>150</td>
<td>278</td>
</tr>
<tr>
<td>Solid fill (Mbyte/sec)</td>
<td>22</td>
<td>90</td>
<td>98</td>
<td>110</td>
</tr>
<tr>
<td>Stipple 10x10 (kobj/sec)</td>
<td>34</td>
<td>96-155</td>
<td>150</td>
<td>136</td>
</tr>
<tr>
<td>Stipple fill (Mbyte/sec)</td>
<td>11</td>
<td>90</td>
<td>98</td>
<td>69</td>
</tr>
<tr>
<td>PolyText 6x13 (kchar/sec)</td>
<td>101</td>
<td>213-315</td>
<td>91</td>
<td>313</td>
</tr>
<tr>
<td>PolyText TR10 (kchar/sec)</td>
<td>107</td>
<td>174-267</td>
<td>111</td>
<td>391</td>
</tr>
</tbody>
</table>
Opaque Stipple Mode

Opaque stipple expands 32 data bits to pixels:
- 0 means use the background pixel
- 1 means use the foreground pixel

For left and right edges, write 32 bits to the pixel mask register, then write 32 data bits. Pixel mask resets to all 1's after use.

<table>
<thead>
<tr>
<th>Stipple 10x10 (kobj/sec)</th>
<th>Cfb</th>
<th>Sfb</th>
<th>GX</th>
<th>CRX</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>96-129</td>
<td>150</td>
<td>136</td>
<td></td>
</tr>
<tr>
<td>Stipple fill (Mbyte/sec)</td>
<td>21</td>
<td>85</td>
<td>98</td>
<td>69</td>
</tr>
<tr>
<td>ImageText 6x13 (kchar/sec)</td>
<td>114</td>
<td>225-335</td>
<td>78</td>
<td>257</td>
</tr>
<tr>
<td>ImageText TR10 (kchar/sec)</td>
<td>70</td>
<td>161-230</td>
<td>89</td>
<td>320</td>
</tr>
</tbody>
</table>

Copy Mode

Uses pairs of 32-bit data words to copy up to 32 pixels:
- Read the pixels specified by first data word into the on-chip buffer.
- Shift by -8 to +7 pixels to align to destination.
- Write the pixels specified by the second data word back to the screen.

May also transfer data between main memory and screen memory by using direct TURBOchannel access to on-chip buffer.

<table>
<thead>
<tr>
<th>Screen to screen (Mbyte/sec)</th>
<th>Cfb</th>
<th>Sfb</th>
<th>GX</th>
<th>CRX</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>32</td>
<td>18</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>Main to screen (Mbyte/sec)</td>
<td>10</td>
<td>12</td>
<td>9</td>
<td>31</td>
</tr>
<tr>
<td>Screen to main (Mbyte/sec)</td>
<td>6</td>
<td>6</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>Main to main (Mbyte/sec)</td>
<td>11</td>
<td>11</td>
<td>11</td>
<td>25</td>
</tr>
</tbody>
</table>
Line Mode

- Initialize with usual Bresenham parameters.
- Write 16 bits of data to paint 16 pixels.
- Transparent stipple for solid and dashed lines; opaque stipple for double-dashed lines.
- Needn't reload start address for connected lines.

Configurations

Pixel depths
- 8 bits/pixel: 256 entry colormap
- 16 bits/pixel: 4/4/4 RGB or 512-entry colormap, 3 overlay planes
- 32 bits/pixel: 8/8/8 RGB or 512-entry colormap, 3 overlay planes

Monitor configurations
- 1600x1280 @ 76, 72 Hz.
- 1280x1024 @ 76, 72, 66 Hz.
- 1024x864 @ 66, 60 Hz.
- 1024x768 @ 72, 66, 60 Hz.
Conclusions

• Memory bandwidth is usually the limiting factor to 2-D graphics performance.

• A simple smart frame buffer increases bandwidth over a dumb frame buffer, and increases small-scale parallelism.

• Software does yucky control flow using cfb-based algorithms.

• Performance is comparable to much more complex accelerators.

• Sfb can be extended for cheap 3-D, imaging, and higher performance.