Optimized Pentium™ Processor 82430 PCIset for High Performance Local Bus Designs

Hot Chips Symposium
August 8-10, 1993
Dale Jorgensen

Intel Corporation

Agenda

- Design Goals
- Architecture Overview
- Implementation Details
- Benchmark Results
- Summary
Design Goals

- Highest Performance 66MHz Pentium Processor Desktop Systems
- Flexible L2 Cache and DRAM Options for Optimized Price/Performance
- Enable Graphics Performance Second to None
- High Performance PCI Local Bus
  - One Clock Burst Performance
- Optional Expansion Bus (ISA, EISA)

82430 PCIset

Uncompromised CPU and PCI Local-Bus Performance
82430 PCIset Overview

- Integrated PCI for Highest Speed Local Bus
  - Highest graphics bandwidth
  - Multiple local bus peripherals and masters
  - 4-deep buffering eliminates system bottlenecks
- Sophisticated Cache Controller
  - Multiple cache sizes (0, 256KB, 512KB) with Standard or Burst SRAM
  - Integrated Tag RAM
  - Write-through or Write-back design
- ISA or EISA Standard Bus
  - ISA in one integrated component
  - High-performance, two-component, EISA bridge
- Designed for the Pentium™ Processor Family
  - Supports Pentium processor to 66 MHz with full 64-bit data paths
  - 82430 PCIset will support future Pentium CPU family members

Balanced System Power for a New Class of Pentium Processor Machines

PCI Local Bus Features

- Processor Independent
- Multiplexed, Burst Mode (Read & Write) Operation
- Synchronous at Frequencies up to 33 MHz
- 120 MB/s useable throughput (132 MB/s peak) for a 32-bit Data Path
- Capable of Full Concurrency with Processor/Memory Subsystem
- Full Multi-master Capability Allowing any PCI Master Peer-to-Peer Access to any PCI slave
- Low Pin Count (45 slave, 47 master)
- Address and Data Parity
- Support for Autoconfiguration
82430 PCIset
Implementation Details

- PCIset Partitioning
- Optimized Host Bus Interface
- Optimized L2 Cache Subsystem
- Integrated DRAM Controller
- CPU - to - PCI Bridge Functions
- ISA or EISA Expansion Bus

PCIset Partitioning

Host Bus to PCI Bridge

- PCI/Cache/Memory Controller (PCMC)
  - 208-Pin QFP Package
  - 5V CMOS Technology

- Local Bus Accelerator (LBX)
  - ½ Slice of Host Address and Data Bus
  - 160-Pin QFP Package
  - 5V CMOS Technology

PCI-to-ISA Bridge

- System I/O (SIO)
  - 208-Pin QFP Package
  - 5V CMOS Technology
PCIset Partitioning (con’t)

PCI-to-EISA Bridge

- PCI/EISA Bridge (PCEB)
  - 208-Pin QFP Package
  - 5V CMOS Technology

- EISA System Controller (ESC)
  - 208-Pin QFP Package
  - 5V CMOS Technology

Optimized Host Bus Interface

- 64-bit Data Path, 32-bit Address Bus with Pipelining
- Synchronous Operating Frequencies of 60MHz and 66MHz
- Burst Read and Write Transfers
- Support for First Level and Second Level Caches
- Capable of Full Concurrency with the PCI and Memory Subsystems
- Byte Data Parity
### Optimized Host Bus Interface

#### 66MHz Design Issues

- Optimized pinout for minimum chip-to-chip interconnect
- Reference Design Films available
- "EZ Route" Layout Guidelines
  - > 5000 Hours of Interconnect Simulation and Correlation
- Pioneered "IBIS" Modeling Concept
  - Supported by leading simulation vendors
  - Cadence, Contec Micro., Hyperlynx, Integrity Engr., IntuSoft, Meta-Software, MicroSim, Quad-Design, Quantic Labs

**Signal Integrity Designed In for 66MHz**

### EZ Route Layout Guideline Sheet

**Chipset:** 82430 PCIs
data
**Interface:** Host Data Bus
**Signals:** HD [63:0], HP [7:0]

### Length Guidelines

<table>
<thead>
<tr>
<th>Route</th>
<th>Connection</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Pentium to L2</td>
<td>0.5</td>
<td>3.0</td>
<td>Inch</td>
</tr>
<tr>
<td>B</td>
<td>L2 to LBX</td>
<td>0.5</td>
<td>3.1</td>
<td>Inch</td>
</tr>
<tr>
<td>C</td>
<td>L2 to T-point</td>
<td>0.5</td>
<td>1.7</td>
<td>Inch</td>
</tr>
<tr>
<td>D</td>
<td>Pentium to T-point</td>
<td>0.5</td>
<td>1.7</td>
<td>Inch</td>
</tr>
<tr>
<td>E</td>
<td>LBX to T-point</td>
<td>0.5</td>
<td>1.7</td>
<td>Inch</td>
</tr>
</tbody>
</table>

### Right Times

<table>
<thead>
<tr>
<th>Code</th>
<th>Connection</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>hold1[1:1]</td>
<td>Pentium to LBX</td>
<td>0</td>
<td>2.3</td>
<td>ns</td>
</tr>
<tr>
<td>hold1[1:1]</td>
<td>Pentium to L2</td>
<td>0</td>
<td>3.0</td>
<td>ns</td>
</tr>
<tr>
<td>hold0[1:1]</td>
<td>L2 to Pentium</td>
<td>0</td>
<td>2.1</td>
<td>ns</td>
</tr>
<tr>
<td>hold0[1:1]</td>
<td>L2 to LBX</td>
<td>0</td>
<td>2.6</td>
<td>ns</td>
</tr>
<tr>
<td>hold0[1:1]</td>
<td>LBX to Pentium</td>
<td>0</td>
<td>2.2</td>
<td>ns</td>
</tr>
</tbody>
</table>

### PCB Fabrication Assumptions

<table>
<thead>
<tr>
<th>Param</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zo</td>
<td>Fabricated Impedance</td>
<td>50</td>
<td>80</td>
<td>Ohms</td>
</tr>
<tr>
<td>TD</td>
<td>Propagation Velocity</td>
<td>0.15</td>
<td>0.2</td>
<td>ps/\mu m</td>
</tr>
<tr>
<td>Ez</td>
<td>Dielectric Constant</td>
<td>4.4</td>
<td>15.2</td>
<td>-</td>
</tr>
</tbody>
</table>

**Note:** Organize L2 cache Components so signals flow logically from Pentium(TM) CPU pinout to both LBXs. When this is done, routes will generally be much shorter than the inch limitations given above. The longest routes will be those to the top of LBX1. There are two route styles: A/B or C/D/E. Signals can choose either route style.

This information is very preliminary and subject to change.

Host Data Bus
IBIS
I/O Buffer Information Sheet

Component: S82374EB ESC
Buffer Type: 0

Signals:
- BALE, BCR, CHRDY, CRDS, EXIN, EX2IN, EX3IN, IORDY, IOVRD, I/OVRD, IN32I, M1IN, M2IN, M2BURST, M2OUT, M3OUT, NOWSE, REFRESH, RSTDRY
- IN1Q, IN2Q, IN3Q, IN3TQ, SMDCQ, SMWCH, SMWCR, STARTX, WR32, EOP (Note: EXIN, EX2IN, CHRDY, EX3IN, M2IN, M3IN, and NOWSE are open drain signals, and can only be driven low)

- Provided on this data sheet are the characteristic curves that allow a design engineer to determine the DC and AC performance of this buffer.

- These data points are for reference only and are not guaranteed for use in production
designs.

- The curves are for reference only and are not guaranteed for use in production designs.

- The curves are for reference only and are not guaranteed for use in production designs.

- The curves are for reference only and are not guaranteed for use in production designs.

- The curves are for reference only and are not guaranteed for use in production designs.

Beyond the Rail into

<table>
<thead>
<tr>
<th>Signal</th>
<th>DC to GND</th>
<th>DC to VCC</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{IL}</td>
<td>5.0 5.0</td>
<td>4.75 1.45</td>
</tr>
<tr>
<td>V_{IH}</td>
<td>0.0 5.0</td>
<td>4.75 1.45</td>
</tr>
</tbody>
</table>

- Packaging Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Unit</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_{PL}</td>
<td>mOhm</td>
<td>226</td>
<td>490</td>
</tr>
<tr>
<td>L_{PL}</td>
<td>nH</td>
<td>8.5</td>
<td>16.1</td>
</tr>
<tr>
<td>C_{PL}</td>
<td>PF</td>
<td>1.9</td>
<td>2.5</td>
</tr>
<tr>
<td>C_{COMP}</td>
<td>PF</td>
<td>72</td>
<td>72</td>
</tr>
<tr>
<td>R_{DUT}</td>
<td>mOhm</td>
<td>17.4</td>
<td>41.4</td>
</tr>
</tbody>
</table>

- Ramp Time (Into 500, no pig)

<table>
<thead>
<tr>
<th>Rise</th>
<th>min/ms</th>
<th>max/ms</th>
<th>unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.25/0.45</td>
<td>8.75/1.81</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Simplified Output Resistance

<table>
<thead>
<tr>
<th>Level</th>
<th>Unit</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low</td>
<td>18.4</td>
<td>18.4</td>
<td></td>
</tr>
<tr>
<td>High</td>
<td>70.1</td>
<td>55.1</td>
<td></td>
</tr>
</tbody>
</table>

- Cost and Board Space Savings
- Minimize Host Bus Loading

- 3-1-1-1 Cache Hit Read and Write Timing
- 3-2-2-2 Cache Hit Read Timing
- 4-2-2-2 Cache Write Timing
Optimized L2 Cache Subsystem (Con't)

- Programmable Write-Through and Write-Back Modes
- Concurrent Cache Line Replacement
- Cache Snoop Filter
  - Snoop Only when PCI Master Crosses Cache Line Boundary

Flexible L2 Cache for Optimized Price/Performance

Burst Read, Burst SRAM

- Burst SRAMs internally count through the Pentium™ burst order
Integrated DRAM Controller

- 2 MBytes to 192 MBytes of Cacheable Main Memory

- Programmable Attribute Map Registers
  - Cacheability
  - Read/Write Status

- Memory Space Gap Register
  - Logical Hole for Memory Mapped Add-in Cards

- Frame Buffer Range Register
  - Byte Merging for CPU-to-PCI Writes
  - 0 Waitstate PCI Burst Cycles
  - Read-Around-Writes
  - CPU-to-PCI Prefetch
  - Transparent Buffer Writes - Write Buffers Not Flushed

CPU-to-PCI Bridge Function (Con't)

- Posted Write Buffers
  - CPU-to-PCI
  - CPU-to-Main Memory
  - PCI-to-Main Memory

- Prefetch Buffers
  - CPU Reads of PCI
  - PCI Reads of Main Memory
CPU/PCI Bridge Buffers

- Four Dword Posted Write Buffer
  - Dword Packetizing
  - Byte Merging

- Four Dword Read Prefetch Buffer

Dword Packetizing

As the CPU writes sequential incrementing Dwords, the PCMC/LBXs burst data to PCI at 2-1-1-1.....

Fast memory to screen transfers!
CPU Memory Writes to PCI

PCI-to-Memory Posted Write Buffer

- Two buffers, 4 DWords each. Each Buffer allocated on new transaction request.

[Diagram showing DWord DWords for PCI and DRAM connections]
Memory-to-PCI Read Buffer

- One Line Buffer, 4 QWords
- Data is Read from Memory as QWord, Driven on PCI as DWord

ISA or EISA Expansion Bus

EISA Bridge
- 4-Deep, 16 Byte Line Buffers for EISA Bursts
- PCI and EISA Bus Concurrency
- 4-Deep, 4 Byte Posted Write Buffers
- Scatter/Gather DMA
- Supports 8 EISA Masters/Slots

ISA Bridge
- PCI-to-ISA Buffers
- ISA-to-PCI Buffers
- Scatter/Gather DMA
- Fast DMA Type A, B, and F
- Supports 6 ISA Slots/2 Masters
- High Integration Single Chip
Benchmark Results

This slide will list the performance results of several standard benchmarks.

Summary

- 82430 PCIset Enables High Performance Pentium Processor Desktop Systems
- Offers Design Flexibility and Price/Performance Tradeoffs
- Provides High Performance PCI Local Bus with 1 Clock Burst Write Capability
- Frame Buffer Features Offer High Performance Graphics