Abstract

The recently announced IBM I-Frame Encoder chip compresses real-time digital video input into the MPEG2 standard at MP@ML. The standard specifies the syntax of the compressed bitstream and it allows considerable flexibility in choice of encoding parameters and options for application specific. The performance requirement and design complexity of these parameters becomes a challenge for the encoder architecture. This paper presents the main characteristics of the video encoder chip. The descriptions of particular co-processors are given in terms of functions and application environments. This VLSI chip has been designed, fabricated and is encoding image sequences in our laboratory. It can compress a 30 frame or 60 field/sec image sequence at 720 pixels x 480 lines. The normal power dissipation is 2.1 Watts at an operating frequency of 54 MHz in 0.5u CMOS technology. The I-Frame chip is the first of a series of encoder chips. It has a scalable architecture that provides a growth path for future expansions.
ENCODER FEATURES

- Selectable MPEG1/MPEG2 encoding format
- Conformance with MPEG-2 MP@ML
- Real time encoding of picture resolution up to 496/512 NTSC/PAL lines/frame, 720 pels/line
- RGB input
- 16/24 bits YCbCr input
- CCIR 601 to HHR
- CCIR 601 encoding of 4:2:2 chroma format
- User specific quantizer tables
- Combined/dedicated luminance and chroma quantizer tables
- 3/2 pulldown
- 4:2:2 to 4:2:0 conversion
- Select compression parameters via 16 bit host interface
- Field and frame encoding
- 8 – 11 bits DC precision
- Automatic adaptive quantization and rate controls
- Output compressed data through host interface
- Output compressed data to FIFO
- External FIFO feedback for more accurate rate controls
- Produce up to 40+ Mb/s compressed data rate
- User data
- Includes hardwired functions for performance and programmable functions for flexibility
PIXEL INTERFACE

- Interface maximum clock rate = 13.5 MHz
- Provides synchronization between internal circuits (54 MHz) and interface
- Accepts both 16 bit and 24 bit YCbCr data
- Converts 24 bit RGB to YCbCr (4:4:4)

\[
\begin{align*}
Y &= 0.77*R/256 + 150*G/256 + 0.29*B/256 \\
Cb &= 131*R/256 - 110*G/256 - 0.21*B/256 + 128 \\
Cr &= -0.044*R/256 - 0.114*G/256 + 131*B/256 + 128
\end{align*}
\]

- Converts 4:4:4 to 4:2:2 (3:2 data reduction) or 4:2:0 (4:3 data reduction)
- Component format data accumulated in external DRAM
MEMORY INTERFACE

- Control interface of encoder DRAMs
  - Store incoming pixel data in Y & UV pairs
  - Read out picture data by macroblock
  - Refresh and POR (Power On Reset) reset of DRAMs
  - Host read/write of DRAMs

- Compatible with Off The Shelf DRAMs (Industry Standard)
  - Glueless interface
  - 70 ns access time
  - 2 or 1 CAS lines
  - 2 or 1 WE lines
  - 1M x 16, or 256K x 16, or 1M x 8 DRAMs

HOST INTERFACE

- Generic 16 bit data, 8 bit address interface

- Encoder chip designed as a register port to the external processor

- Control of the encoding process by writing registers in the chip via this interface:
  - Encoding parameters registers: GOP length, qscale, scan format, etc.
  - Encoded bitstream formats: Field/frame picture encoding, 4:2:2/4:2:0 chroma format, frame rate, bit rate, picture aspect ratio, etc.
  - Chip initialization: Chip microcode, tables and personalized registers are loaded by commands
  - Diagnostic functions: Read/write external DRAM and chip registers
  - Operation commands: Start encoding, read status and host interrupts
  - Low performance uses: Compressed data retrieved through host data bus
INTERNAL RISC PROCESSOR

- 54 MHz RISC processor to meet performance and flexibility requirements
- 2K 4-byte instructions can be stored on chip and executed
- Processor features:
  - "Dynamically partitionable":
    - Single 4 byte instructions (UNI mode)
    - 4–1 byte instructions (Logical Partition – LP mode)
    - Four specialized arithmetic and logical units (ALUs) are core for these operations
  - Other functions: Branch/loop processor, register/memory interface unit, and condition registers

- Processor functions:
  - Adaptive Field/Frame DCT
  - Adaptive quantization
  - Rate control
  - Picture bit allocation

---

DISCRETE COSINE TRANSFORM (DCT) UNIT

- Distributed arithmetic version used for high throughput
- Processing performed on block (8 x 8 pixels) basis
- 2–dimensional DCT on a block decomposed into two 1–dimensional DCT calculations
  - Data is processed in the first dimension, or row order
  - Results are stored in a transpose memory, i.e. rows become columns and columns become rows
  - After transposition, the data is processed in the second dimension, or column order
- One dimensional Discrete Cosine (DCT):

  \[ x(n) = \frac{1}{\sqrt{N}} X(0) + \sum_{k=1}^{N-1} \cos \left( \frac{(2n+1) \pi k}{2N} \right) X(k) \]

- Order of the words within a block is raster scan, i.e. non–zig–zag order
- DCT processes blocks both luminance and chrominance blocks in the same fashion
- Results from the DCT are sent to the quantization unit
QUANTIZER

- Quantize coefficients from DCT
  - Quantizing algorithms
    - Intra macroblock's DC coefficients
    - Intra macroblock's AC coefficients
  - Programmable options of Quantizer
    - Quantize stepsize for DC coefficients
    - Quantize matrix tables
      - Default/user quantizer matrix tables
      - Number of quantizer matrix tables to use for quantization
    - Quantizer stepsize for AC coefficients
      - Fixed
      - Variable

VARIABLE LENGTH ENCODER (VLE)

- Quantizer coefficients encoding
  - DC coefficient encoding
  - AC coefficient encoding
- Macroblock header data encoding
  - Macroblock type
  - Macroblock address increment
  - Motion vectors
COMPRESSED STORE INTERFACE

- Assembly of headers with VLE data
  - Sequence layer headers through macroblock layer headers
  - User quantizer matrix tables
  - User data
- Interface for Compressed Data Store
  - FIFO
  - DRAM